
FIG. 1

. : . `






FIG.4




FIG.5dual conversion receiver

رو




FIG. 6

SIGNAL-P

SIGNAL-N

COMPOSITE

710

718

714

712


OSCILLATOR
DRIVER
CIRCUIT

716


710


Tolerand


FIG. 7



1...







 $\int_{0}^{\infty} \frac{1}{\sqrt{2}} \sum_{i,j}$






FIG. 14

 $\langle \cdot \rangle$








FIG. 17

->)

 $\mathcal{C} = \gamma$




FIG. 18






FIG. 19





PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.21

44MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE • LO-2 REF=100KHz SO DIVIDE RANGE=9216 TO 9280

						,											
Frf (MHz)	20	56	62	89	74	80	86	92	98	104	110	116	122	128	=	854	860
												<u> </u>					
LO-1 (MHz)	1250	1260	1260	1270	1270	1280	1290	1290	1300	1300	1310	1320	1320	1330	=	2050	2060
											,						
IF-1 (MHz)	1200	1204	1198	1202	1196	1200	1204	1198	1202	1196	1200	1204	1198	1202	=	1196	1200
								,				-					
LO-2 (MHz)	924.8	928.0	923.2	926.4	921.6	924.8	928.0	923.2	926.4	921.6 924.8	924.8	928.0	923.2	926.4	=	971.6	924.8
																	•
IF-2 (MHz) 275.2	275.2	1	276 274.8	275.6 274.4	274.4	275.2	276.0 274.8	274.8	275.6	274.4	275.2	276.0	274.8	275.6	11	274.4	275.2
LO-3 (MHz) 231.2	231.2	, 232	230.8	232	230	231	232	231	232	230	231	232	231	232	11	230	231
IF-3 (MHz)	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	44.0	Ξ	44.0	44.0

PPL Xtal REFERENCE=10MHz LO-1, 10MHz FREQUENCY STEPS LO-2, 100kHz FREQUENCY STEPS

FIG.22

36MHz IF

TABLE OF FREQUENCIES BASED ON COARSE/FINE PLL SOLUTION:

NOTE

• LO-2 REF=100KHz

SO DIVIDE RANGE=9280 TO 9340

6 154 '' 852 860	0 1350 11 2050 2060	4 1196 11 1198 1200
138 146	1340 1350	1202 1204
130	1330 1.	1200 1
122	1320	1198
114	1310	1196
106	1310	1204
88	1300	1202
6	1290	1200
82	1280	1198
74	1270	1196
99	1270	1204
58	1260	1202
50	1250	1200
Frf (MH2)	LO-1 (MHz)	IF-1 (MH2)

FIG.23






FIG.24 α



·....)



(;; (;;;







FIG.26






..)

FIG.28 α





...)




FIG.28f




FIG.28g





FIG.28h






FIG.28j




FIG.28k




FIG.29




FIG.30




FIG.31A




FIG. 31B

· . . .)




FIG. 31C




FIG. 31D






FIG. 31E





: [3

FIG. 31G 3125 3123 3133-3131~ I_{d3} $^{-1}$ d4 -3121 3119~ 3129 I_{d2}~ $^{
m I}$ d1 M2 _ W3 M4 H I_{ss}/n **-3127** Iss







FIG. 31I







.)




...)

FIG. 31L







. :5.)






FIG.35





 \cdot






FIG.38

PGA SETTINGS





• • • • •




FIG. 41




FIG. 42







FIG.43
CLAMPING CONTROL RANGE.







An S

FIG. 45A








FIG. 45B














FIG. 45G

.;)








FIG. 45J







FIG. 45K







...)

FIG. 47A







FREQUENCY


REPRESENTATIVE K_{VCO} CURVES

VALID LOCK RANGE FOR HIGH V_{GT}


HIGH V_{GT}


LOW V_{GT}


CONTROL VOLTAGE



:)








۱ چ

(




.)

IF AGC 0-20dB 1 36 OR 44MHz IR REJECT 275MHz FILTER TUNING 4 PLL 2-NARROWBAND 925MHz NTSC: L_{aw}=2.5kHz frel =25kHz 275MHz LC FILTER OAM: L_{aw}=10kHz f_{rcl}=100kHz FIG.53|| | | | F. IR REJECT PLL 2 XTAL OSCILLATOR 10MHz 1200MHz LC FILTER 1200MHz FILTER TUNING P.L. 1. Law=1MHz 5302-| f_{rcl}=10MHz PLL 1-WIDEBAND | 1250-2060MHz | -5304 RF AGC


. . . 4


 $(\cdot;\cdot)$

, **»**,




 $\left(\cdot \right)$






RF OUT VIDEO OUTPUT 5706 MODULATOR SIGNAL SWITCH UNIT TAPE RECORDING UNIT -5708 ⋖ 5710-FIG.57VCR BLOCK DIAGRAM VIDEO SIGNAL PROCESSOR A O O O AUDIO SIGNAL **PROCESSOR** CONTROLLER RECORDING SYNC OR ACC DETECTOR VIDEO TAPE LNO ON-SCREEN DISPLAY PROCESSOR VIF AND SIF LAMPLIFIERS AND DETECTORS 5708-IR RECEIVER KEYBOARD EEPROM LOCAL -5702 CONTROL CONTROL ASSEMBLY BAND TUNER TIMER ROM RAM CPU -5704

. .



- ζ_γ

FIG.59






FIG. 61




FIG. 62




FIG. 63




FIG. 64

FIG.65




FIG. 66




FIG. 67








FIG. 68








 \mathbb{P}











: :/






FIG. 76








FIG. 78c

